skip to main content


Search for: All records

Creators/Authors contains: "Ray, Biswajit"

Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?

Some links on this page may take you to non-federal websites. Their policies may differ from this site.

  1. In this paper, we propose a new page-writing technique to hide secret information using the threshold voltage variation of programmed memory cells. We demonstrate the proposed technique on the state-of-the-art commercial 3D NAND flash memory chips by utilizing common user mode commands. We explore the design space metrics of interest for data hiding: bit accuracy of public and secret data and detectability of holding secret data. The proposed method ensures more than 97% accuracy of recovered secret data, with negligible accuracy loss in the public data. Our analysis shows that the proposed technique introduces negligible distortions in the threshold voltage distributions. These distortions are lower than the inherent threshold voltage variations of program states. As a result, the proposed method provides a hiding technique that is undetectable, even by a powerful adversary with low-level access to the memory chips. 
    more » « less
    Free, publicly-accessible full text available July 10, 2024
  2. Free, publicly-accessible full text available May 1, 2024
  3. Deleting data instantly from NAND flash memories incurs hefty overheads, and increases wear level. Existing solutions involve unlinking the physical page addresses making data inaccessible through standard interfaces, but they carry the risk of data leakage. An all-zero-in-place data overwrite has been proposed as a countermeasure, but it applies only to SLC flash memories. This paper introduces an instant page data sanitization method for MLC flash memories that prevents leakage of deleted information without any negative effects on valid data in shared pages. We implement and evaluate the proposed method on commercial 2D and 3D NAND flash memory chips. 
    more » « less
  4. We measure total-ionizing-dose (TID) induced threshold voltage (Vt) loss of a commercial 64-layer triple-levelcell (TLC) 3D NAND memory using user-mode commands. Our experiments show that Vt distributions closely follow Gaussian distributions. At increasing TID, the distributions shift toward lower average values and the distribution widths widen. We calculate exact cell Vt shifts from the pre-irradiation conditions at different TID values. We find that Vt loss (delta_Vt) distributions also follow Gaussian distributions. We also find that delta_Vt values strongly depend on the cell programmed states. 
    more » « less
  5. null (Ed.)